summaryrefslogtreecommitdiff
path: root/opendc-simulator/opendc-simulator-compute/src/jmh
AgeCommit message (Expand)Author
2024-12-06Renamed Multiplexer to FlowDistributor (#282)Dante Niewenhuis
2024-10-25Rewrote the FlowEngine (#256)Dante Niewenhuis
2024-09-16All simulation are now run with a single CPU and single MemoryUnit. multi CPU...Dante Niewenhuis
2024-03-05Updated package versions, updated web server tests. (#207)Dante Niewenhuis
2022-11-13refactor: Replace use of CoroutineContext by DispatcherFabian Mastenbroek
2022-11-13refactor(sim/core): Re-implement SimulationScheduler as DispatcherFabian Mastenbroek
2022-10-21refactor(sim/compute): Re-implement using flow2Fabian Mastenbroek
2022-10-06build: Switch to Spotless for formattingFabian Mastenbroek
2022-10-06style: Eliminate use of wildcard importsFabian Mastenbroek
2022-10-05refactor(sim/core): Rename runBlockingSimulation to runSimulationFabian Mastenbroek
2022-10-05refactor(sim/core): Use SimulationScheduler in coroutine dispatcherFabian Mastenbroek
2022-09-22refactor(sim/compute): Simplify SimHypervisor classFabian Mastenbroek
2022-09-22refactor(sim/compute): Make interference domain independent of profileFabian Mastenbroek
2022-09-22refactor(sim/compute): Extract Random dependency from interference modelFabian Mastenbroek
2022-09-21refactor(sim/compute): Move interference logic into VmInterferenceMemberFabian Mastenbroek
2022-09-21refactor(sim/compute): Remove timestamp parameter from SimTraceFabian Mastenbroek
2022-09-21refactor(sim/compute): Remove convergence listener parameterFabian Mastenbroek
2021-10-25refactor(simulator): Support running workloads without coroutinesFabian Mastenbroek
2021-10-08perf(simulator): Optimize SimTraceWorkloadFabian Mastenbroek
2021-10-05perf(experiments): Add benchmark for Capelin experimentFabian Mastenbroek
2021-10-03feat(simulator): Expose CPU time counters directly on hypervisorFabian Mastenbroek
2021-10-03refactor(simulator): Migrate to flow-based simulationFabian Mastenbroek
2021-10-03test(simulator): Use longer traces for benchmarksFabian Mastenbroek
2021-08-24refactor(simulator): Execute traces based on timestampsFabian Mastenbroek
2021-06-21simulator: Re-organize compute simulator moduleFabian Mastenbroek
2021-06-03simulator: Split CPUFreq subsystem in compute simulatorFabian Mastenbroek
2021-06-01simulator: Centralize resource logic in SimResourceInterpreterFabian Mastenbroek
2021-05-03simulator: Introduce SimResourceSchedulerFabian Mastenbroek
2021-05-03simulator: Fix compute benchmarksFabian Mastenbroek
2021-04-25build: Migrate to flat project structureFabian Mastenbroek
generated by cgit v1.2.3 (git 2.25.1) at 2026-02-04 18:59:19 +0000